

# XRM2-ADC-D3/1G5 User Manual

Document Revision: 1.0 16th Feb 2012



# © 2012 Copyright Alpha Data Parallel Systems Ltd. All rights reserved.

This publication is protected by Copyright Law, with all rights reserved. No part of this publication may be reproduced, in any shape or form, without prior written consent from Alpha Data Parallel Systems Ltd.

Head Office

US Office

Address: 4 West Silvermills Lane, Edinburgh, EH3 5BD, UK Telephone: +44 131 558 2600 Fax: +44 131 558 2700 email: sales@alpha-data.com http://www.alpha-data.com 3507 Ringsby Court Suite 105, Denver, CO 80216 (303) 954 8768 (866) 820 9956 toll free sales@alpha-data.com http://www.alpha-data.com

All trademarks are the property of their respective owners.



# Table Of Contents

	A section of the sect	
1	Introduction	1
2	Installation	3
2.1	Handling instructions	
2.1.1	Handling Instructions	
3	Specification	4
3.1	Inputs	4
3.1.1	I Signal (J5), Q Signal (J3)	4
3.1.2	Clock In (J4)	4
3.2	Input /Output	
3.2.1	Clock Out (J2)	
3.2.2	Aux IO Port (J1)	4
3.2.3	GPIO Ports (J6 and J7)	
4	Options	
4.1	Connector type	7
4.2	Order Code	
5	Related Documents	7
6	Design Examples	7
7	Pinouts	7
8	Board Layout	8

# List of Tables

# List of Figures

Figure 1	XRM2-ADC-D3/1G5	1
Figure 2	XRM Block Diagram	2
Figure 3	XRM2-ADC-D3/1G5 Board Layout	8



Page Intentionally left blank



## 1 Introduction



Figure 1: XRM2-ADC-D3/1G5

The XRM2-ADC-D3/1GS is a front panel adapter card designed principally for use with Alpha Data's ADM-XRC4 and ADM-XRC5 FPGA-based PMC cards, although some limited functionality is possible with the ADM-XP PMC card.

The XRM2-ADC-D3/1G5 is based on the ADC08D1500 from National Semiconductor and provides two channels of analogue to digital conversion with 8 bit resolution at sampling rates up to 1.5 GHz It is aimed at applications such as IF signal sampling.

An external clock source may be used or an internally generated clock can be used to provide the sampling clock.

An auxiliary I/O port is provided for use as a trigger input and general purpose signalling. An additional two ports are available for use as high-speed interconnect between boards for synchronisation.






Figure 2 : XRM Block Diagram



## 2 Installation

The XRM2-ADC-D3/1G5 is designed to plug in to the front panel connector (SAMTEC QSH series) on the XRC series of cards. The retaining screws should be tightened to secure the XRM2-ADC-D3/1G5.

#### Note:

This operation should not be performed while the PMC card is powered up.

### 2.1 Handling instructions

Observe precautions for preventing damage to components by electrostatic discharge. Personnel handling the board should take SSD precautions.

#### 2.1.1 Handling Instructions

The components on this board can be damaged by electrostatic discharge (ESD). To prevent damage, observe SSD precautions:



- Always wear a wrist-strap when handling the card
- Hold the board by the edges
- Avoid touching any components
   Store in ESD safe bag.
- Avoid flexing the board.



# 3 Specification

### 3.1 Inputs

#### 3.1.1 | Signal (J5), Q Signal (J3)

Input: 50 Ohms

Bandwidth: 30 MHz to 1700 MHz Level (Range1): ± 435 mV nominal

Level (Range1): ± 325 mV nominal

### Range selectable via FPGA and ADC serial port.

Clock Rate:

Note

exceeding the maximum limit may result in permanent degradation of converter performance.

#### 3.1.2 Clock In (J4)

Input: 50 Ohms, ac coupled

± 500 mV nominal.

± 200 mV minimum to +/1V maximum

200 MHz to 1500 MHz, single edge sampling mode 500 MHz to 1500 MHz, dual edge sampling mode

\_\_\_

exceeding the maximum voltage limit may result in permanent degradation of converter performance.

### 3.2 Input /Output

#### 3.2.1 Clock Out (J2)

Impedance: 50 Ohms

Level: ± 400 mV nominal.

Source: GTP or User Clock from XRC board.

Clock Rate: 20 MHz to 500 MHz, User Clock

#### 3.2.2 Aux IO Port (J1)

User configurable as input or output

#### XRM2-ADC-D3/1G5 User Manual V1.0 - 16th Feb 2012



Input: Level: 4k7 Ohms, dc coupled +3V3 LVTTL

[1] - configured via 0R links



#### 3.2.3 GPIO Ports (J6 and J7)

User configurable as input or output, direct to FPGA pins.

Input: dc coupled Level: 2V5 logic

Note:

signals on these connectors must be restricted to 2V5 logic levels else damage may result.



## 4 Options

### 4.1 Connector type

- SMA (7 mm, standard)
- Long Barrel SMA (20 mm)
  - SMB
  - SMC

## 4.2 Order Code

XRM2-ADC-D3/1G5 -[Connector option] -[IO voltage option]

Fields in square brackets may be omitted in order to obtain the standard configuration for that option. For custom filter designs or other customisation requirements (e.g. connectors) please contact Alpha Data.

## 5 Related Documents

TBD

## 6 Design Examples

Example UCF, HDL files and Application software are available from Alpha Data for purchasers of this card.

Note:

This product requires an export licences for companies outwith EU, Australia, Canada, Japan, New Zealand, Norway. Switzerland or the USA. Contact the factory for further information.

## 7 Pinouts

Note:

Add V6/V7/KU/VU pinout information



# 8 Board Layout




Figure 3: XRM2-ADC-D3/1G5 Board Layout

#### Note:

This equipment generates, uses and can radiate electromagnetic energy. It may cause or be susceptible to electromagnetic interference if not installed and used with adequate EMI protection for specific applications.



# **Revision History**

Date	Revision	Nature of Change
Feb 2016	1.0	Created XRM2 manual from XRM manual



Page Intentionally left blank

Address: 4 West Silvermills Lane, Edinburgh, EH3 58D, UK Telephone: +44 131 558 2500 Fax: +44 131 558 2700 email: sales @ alpha-data.com website: http://www.alpha-data.com Address: 3507 Ringsby Court Suite 105, Denver, CO 80216 Telephone: (303) 954 8768 Fax: (866) 820 9956 toll free email: sales @ alpha-data.com website: http://www.alpha-data.com